# Low-Voltage CMOS Quad 2-Input Multiplexer

# With 5 V–Tolerant Inputs and Outputs (3–State, Inverting)

The MC74LCX258 is a high performance, quad 2–input inverting multiplexer with 3–state outputs operating from a 2.3 to 3.6 V supply. High impedance TTL compatible inputs significantly reduce current loading to input drivers while TTL compatible outputs offer improved switching noise performance. A V<sub>I</sub> specification of 5.5 V allows MC74LCX258 inputs to be safely driven from 5 V devices.

Four bits of data from two sources can be selected using the Select input. The four outputs present the selected data in the inverted form. The outputs may be switched to a high impedance state by placing a logic HIGH on the Output Enable ( $\overline{OE}$ ) input. Current drive capability is 24 mA at the outputs.


#### Features

- Designed for 2.3 to 3.6 V V<sub>CC</sub> Operation
- 5 V Tolerant Interface Capability With 5 V TTL Logic
- Supports Live Insertion and Withdrawal
- $I_{OFF}$  Specification Guarantees High Impedance When  $V_{CC} = 0 V$
- TTL Compatible
- CMOS Compatible
- 24 mA Balanced Output Sink and Source Capability
- Near Zero Static Supply Current in all Three Logic States (10 μA) Substantially Reduces System Power Requirements
- Latchup Performance Exceeds 500 mA
- ESD Performance: Human Body Model >2000 V Machine Model >200 V
- Pb–Free Packages are Available\*



# **ON Semiconductor®**

http://onsemi.com



#### **ORDERING INFORMATION**

See detailed ordering and shipping information in the package dimensions section on page 4 of this data sheet.

\*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

**PIN NAMES** 

Pins

An

Bn

OE

S

Yn

Function

Source 0 Data Inputs

Source B Data Inputs

Enable Input

Select Input

Outputs




Figure 1. Pinout: 16–Lead Plastic Package (Top View)

#### TRUTH TABLE

Inp	Outputs	
Output Enable	Select	Y0-Y3
Н	Х	Z
L	L	A0–A3
L	Н	B0-B3

X = Don't Care

A0-A3, B0-B3 = The levels of the respective Data-Word Inputs

#### **PIN DESCRIPTIONS**

#### INPUTS

#### A0-A3 (Pins 2, 5, 11, 14)

Nibble A inputs. The data present on these pins is transferred to the outputs when the Select input is at a low level and the Output Enable input is at a low level. The data is presented to the outputs in inverted form for the LCX258.

#### B0-B3 (Pins 3, 6, 10, 13)

Nibble B inputs. The data present on these pins is transferred to the outputs when the Select input is at a high level and the Output Enable input is at a low level. The data is presented to the outputs in inverted form for the LCX258.

#### OUTPUTS

#### Y0-Y3 (Pins 4, 7, 9, 12)

Data outputs. The selected input nibble is presented at these outputs when the Output Enable input is at a low level. The data present on these pins is in its inverted form for the LCX258. For the Output Enable input at a high level, the outputs are at a high level for the LCX258.


#### Select (Pin 1)

Nibble select. This input determines the data word to be transferred to the outputs. A low level on this input selects the A inputs and a high level selects the B inputs.

#### **CONTROL INPUTS**

#### Output Enable (Pin 15)

Output Enable input. A low level on this input allows the selected data to be presented at the outputs. A high level on this input sets all of the outputs to 3–state off.





#### **MAXIMUM RATINGS**

Symbol	Parameter	Value	Condition	Unit
V <sub>CC</sub>	DC Supply Voltage	-0.5 to +7.0		V
VI	DC Input Voltage	$-0.5 \le V_1 \le +7.0$		V
Vo	DC Output Voltage	$-0.5 \le V_{O} \le V_{CC} + 0.5$	Note 1	V
I <sub>IK</sub>	DC Input Diode Current	-50	V <sub>I</sub> < GND	mA
I <sub>OK</sub>	DC Output Diode Current	-50	V <sub>O</sub> < GND	mA
		+50	$V_{O} > V_{CC}$	mA
lo	DC Output Source/Sink Current	±50		mA
I <sub>CC</sub>	DC Supply Current Per Supply Pin	±100		mA
I <sub>GND</sub>	DC Ground Current Per Ground Pin	±100		mA
T <sub>STG</sub>	Storage Temperature Range	-65 to +150		°C

Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied, damage may occur and reliability may be affected.
1. Output in HIGH or LOW State. I<sub>O</sub> absolute maximum rating must be observed.

#### **RECOMMENDED OPERATING CONDITIONS**

Symbol	Parameter		Min	Тур	Max	Unit
V <sub>CC</sub>	Supply Voltage	Operating Data Retention Only	2.0 1.5	2.3 to 3.3	3.6 3.6	V
VI	Input Voltage		0		5.5	V
Vo	Output Voltage	(HIGH or LOW State)	0		V <sub>CC</sub>	V
I <sub>OH</sub>	HIGH Level Output Current	V <sub>CC</sub> = 3.0 V - 3.6 V V <sub>CC</sub> = 2.7 V - 3.0 V V <sub>CC</sub> = 2.3 V - 2.7 V			-24 -12 -8	mA
I <sub>OL</sub>	LOW Level Output Current	$V_{CC} = 3.0 V - 3.6 V$ $V_{CC} = 2.7 V - 3.0 V$ $V_{CC} = 2.3 V - 2.7 V$			+24 +12 +8	mA
T <sub>A</sub>	Operating Free–Air Temperature		-40		+85	°C
$\Delta t / \Delta V$	Input Transition Rise or Fall Rate, $V_{IN}$ $V_{CC}$ = 3.0 V	from 0.8 V to 2.0 V,	0		10	ns/V

#### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
MC74LCX258D	SOIC-16	48 Units / Rail
MC74LCX258DG	SOIC-16 (Pb-Free)	48 Units / Rail
MC74LCX258DR2	SOIC-16	2500 Tape & Reel
MC74LCX258DR2G	SOIC-16 (Pb-Free)	2500 Tape & Reel
MC74LCX258DT	TSSOP-16*	96 Units / Rail
MC74LCX258DTR2	TSSOP-16*	2500 Tape & Reel
MC74LCX258M	SOEIAJ-16	48 Units / Rail
MC74LCX258MEL	SOEIAJ-16	2000 Tape & Reel

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D. \*This package is inherently Pb–Free.

#### DC ELECTRICAL CHARACTERISTICS

			$T_A = -40^{\circ}C$	to +85°C	
Symbol	Characteristic	Condition	Min	Max	Unit
VIH	Minimum HIGH Level Input Voltage	$2.3 \text{ V} \leq \text{V}_{\text{CC}} \leq 2.7 \text{ V}$	1.7		V
	(Note 2)	$2.7 \text{ V} \le \text{V}_{\text{CC}} \le 3.0 \text{ V}$	2.0		
		$3.0 \text{ V} \le \text{V}_{\text{CC}} \le 3.6 \text{ V}$	2.0		
V <sub>IL</sub>	Maximum LOW Level Input Voltage	$2.3 V \le V_{CC} \le 2.7 V$		0.7	V
	(Note 2)	$2.7 \text{ V} \le \text{V}_{\text{CC}} \le 3.0 \text{ V}$		0.8	
		$3.0 \text{ V} \leq \text{V}_{\text{CC}} \leq 3.6 \text{ V}$		0.8	
V <sub>OH</sub>	Minimum HIGH Level Output Voltage	$2.3 \text{ V} \le \text{V}_{CC} \le 3.6 \text{ V}; \text{I}_{OH} = -100 \mu\text{A}$	V <sub>CC</sub> – 0.2		V
		$V_{CC} = 2.3 \text{ V}; I_{OH} = -8 \text{ mA}$	1.7		
		$V_{CC} = 2.7 \text{ V}; I_{OH} = -12 \text{ mA}$	2.2		
		$V_{CC} = 3.0 \text{ V}; I_{OH} = -18 \text{ mA}$	2.4		
		$V_{CC} = 3.0 \text{ V}; \text{ I}_{OH} = -24 \text{ mA}$	2.2		
V <sub>OL</sub>	Maximum LOW Level Output Voltage	$2.3 \text{ V} \le \text{V}_{CC} \le 3.6 \text{ V}; \text{ I}_{OH} = 100 \ \mu\text{A}$		0.2	V
		V <sub>CC</sub> = 2.3 V; I <sub>OH</sub> = 8 mA		0.7	
		V <sub>CC</sub> = 2.7 V; I <sub>OH</sub> = 12 mA		0.4	
		V <sub>CC</sub> = 3.0 V; I <sub>OH</sub> = 16 mA		0.4	
		V <sub>CC</sub> = 3.0 V; I <sub>OH</sub> = 24 mA		0.55	
I <sub>I</sub>	Input Leakage Current	$2.3 \text{ V} \leq \text{V}_{CC} \leq 3.6 \text{ V}; 0 \text{ V} \leq \text{V}_{I} \leq 5.5 \text{ V}$		±5.0	μA
I <sub>CC</sub>	Quiescent Supply Current	$2.3 \text{ V} \le \text{V}_{CC} \le 3.6 \text{ V}; \text{ V}_{I} = \text{V}_{CC} \text{ or GND}$		10	μΑ
		2.3 V $\leq$ V_{CC} $\leq$ 3.6 V; 3.6 V $\leq$ V_I $\leq$ 5.5 V		±10	
$\Delta I_{CC}$	Increase in I <sub>CC</sub> per Input	$2.3 \text{ V} \le \text{V}_{\text{CC}} \le 3.6 \text{ V}; \text{V}_{\text{IH}} = \text{V}_{\text{CC}} - 0.6 \text{ V}$		500	μΑ

2. These values of  $V_I$  are used to test DC electrical characteristics only.

#### AC ELECTRICAL CHARACTERISTICS

				Lin	nits			
				T <sub>A</sub> = −40°C	C to +85°C			
		V <sub>CC</sub> = 3.0	V to 3.6 V	V <sub>CC</sub> =	2.7 V	V <sub>CC</sub> = 2.3	V to 2.7 V	
		C <sub>L</sub> = :	50 pF	C <sub>L</sub> = 5	50 pF	C <sub>L</sub> =	30pF	
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Unit
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay A to B to Y	1.0 1.0	6.5 6.5	1.0 1.0	7.5 7.5	1.0 1.0	8.5 8.5	ns ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay S to Y	1.0 1.0	7.0 7.0	1.0 1.0	8.0 8.0	1.0 1.0	9.0 9.0	ns ns
t <sub>PZL</sub> t <sub>PZH</sub>	Propagation Delay OE to Y	1.0 1.0	7.0 7.0	1.0 1.0	8.0 8.0	1.0 1.0	9.0 9.0	ns ns
t <sub>PLZ</sub> t <sub>PHZ</sub>	Propagation Delay OE to Y	1.0 1.0	6.0 6.0	1.0 1.0	7.0 7.0	1.0 1.0	8.0 8.0	ns ns
t <sub>OSHL</sub> t <sub>OSLH</sub>	Output-to-Output Skew		1.0 1.0					ns ns


#### DYNAMIC SWITCHING CHARACTERISTICS

			T <sub>A</sub> = +25°C			
Symbol	Characteristic	Condition	Min	Тур	Max	Unit
V <sub>OLP</sub>	Dynamic LOW Peak Voltage (Note 3)	$V_{CC}$ = 3.3 V, $C_L$ = 50 pF, $V_{IH}$ = 3.3 V, $V_{IL}$ = 0 V		0.8		V
V <sub>OLV</sub>	Dynamic LOW Valley Voltage (Note 3)	$V_{CC}$ = 3.3 V, $C_L$ = 50 pF, $V_{IH}$ = 3.3 V, $V_{IL}$ = 0 V		0.8		V


3. Number of outputs defined as "n". Measured with "n-1" outputs switching from HIGH-to-LOW or LOW-to-HIGH. The remaining output is measured in the LOW state.

#### **CAPACITIVE CHARACTERISTICS**


Symbol	Parameter	Condition	Typical	Unit
C <sub>IN</sub>	Input Capacitance	$V_{CC}$ = 3.3 V, $V_{I}$ = 0 V or $V_{CC}$	7	pF
C <sub>OUT</sub>	Output Capacitance	$V_{CC}$ = 3.3 V, $V_{I}$ = 0 V or $V_{CC}$	8	pF
C <sub>PD</sub>	Power Dissipation Capacitance	10 MHz, $V_{CC}$ = 3.3 V, $V_I$ = 0 V or $V_{CC}$	25	pF



**WAVEFORM 1 – NONINVERTING PROPAGATION DELAYS**  $t_R$  =  $t_F$  = 2.5 ns, 10% to 90%; f = 1 MHz;  $t_W$  = 500 ns



**WAVEFORM 2 – INVERTING PROPAGATION DELAYS**  $t_R = t_F = 2.5 \text{ ns}, 10\% \text{ to } 90\%; \text{ f} = 1 \text{ MHz}; t_W = 500 \text{ ns}$ 







Figure 3. AC Waveforms




Test	Switch
t <sub>PLH</sub> , t <sub>PHL</sub>	Open
t <sub>PZL</sub> , t <sub>PLZ</sub>	6 V
Open Collector/Drain $t_{PLH}$ and $t_{PHL}$	6 V
t <sub>PZH</sub> , t <sub>PHZ</sub>	GND

 $C_L = 50 \text{ pF}$  or equivalent (Includes jig and probe capacitance)  $R_L = R_1 = 500 \Omega$  or equivalent  $R_T = Z_{OUT}$  of pulse generator (typically 50  $\Omega$ )

Figure 4. Test Circuit

#### PACKAGE DIMENSIONS

SOIC-16 **D SUFFIX** CASE 751B-05 ISSUE J




NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 1.
- 114.5M, 1982. 2. CONTROLLING DIMENSION: MILLIMETER. 3. DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION. 4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) DED 0100
- PER SIDE. DIMENSION D DOES NOT INCLUDE DAMBAR 5 PROTRUSION ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.

<u> </u>					
	MILLIN	IETERS	INCHES		
DIM	MIN	MAX	MIN	MAX	
Α	9.80	10.00	0.386	0.393	
В	3.80	4.00	0.150	0.157	
C	1.35	1.75	0.054	0.068	
D	0.35	0.49	0.014	0.019	
F	0.40	1.25	0.016	0.049	
G	1.27	BSC	0.050 BSC		
J	0.19	0.25	0.008	0.009	
K	0.10	0.25	0.004	0.009	
Μ	0 °	7°	0 °	7°	
Р	5.80	6.20	0.229	0.244	
R	0.25	0.50	0.010	0.019	

TSSOP-16 **DT SUFFIX** CASE 948F-01 **ISSUE O** 




NOTES


- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
   CONTROLLING DIMENSION: MILLIMETER.
- DIMENSION A DOES NOT INCLUDE MOLD FLASH. PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 3.
- Onto PER SIDE.
   DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED
- 0.25 (0.010) PER SIDE. 5. DIMENSION K DOES NOT INCLUDE DAMBAR PROTRUSION R DUES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION.
- TERMINAL NUMBERS ARE SHOWN FOR 6.
- REFERENCE ONLY. DIMENSION A AND B ARE TO BE DETERMINED 7.
  - AT DATUM PLANE -W-.

	MILLIMETERS		S INCHES		
DIM	MIN	MAX	MIN	MAX	
Α	4.90	5.10	0.193	0.200	
В	4.30	4.50	0.169	0.177	
С		1.20		0.047	
D	0.05	0.15	0.002	0.006	
F	0.50	0.75	0.020	0.030	
G	0.65	BSC	0.026 BSC		
Н	0.18	0.28	0.007	0.011	
J	0.09	0.20	0.004	0.008	
J1	0.09	0.16	0.004	0.006	
K	0.19	0.30	0.007	0.012	
K1	0.19	0.25	0.007	0.010	
L		6.40 BSC		BSC	
Μ	0°	8°	0°	8 °	


#### PACKAGE DIMENSIONS


SOEIAJ-16 **M SUFFIX** CASE 966-01 ISSUE O











- NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: MILLIMETER. 3. DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS AND ARE MEASURED AT THE PARTING LINE. MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.15 (0.006) PER SIDE. 4. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY. 5. THE LEAD WIDTH DIMENSION (b) DOES NOT INCLUDE DAMBAR PROTRUSION ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE LEAD WIDTH DIMENSION AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN PROTRUSIONS AND ADJACENT LEAD TO BE 0.46 (0.018).

	MILLIN	IETERS	INC	HES	
DIM	MIN	MAX	MIN	MAX	
Α		2.05		0.081	
A <sub>1</sub>	0.05	0.20	0.002	0.008	
b	0.35	0.50	0.014	0.020	
C	0.18	0.27	0.007	0.011	
D	9.90	10.50	0.390	0.413	
Е	5.10	5.45	0.201	0.215	
e	1.27	BSC	0.050 BSC		
HE	7.40	8.20	0.291	0.323	
L	0.50	0.85	0.020	0.033	
LE	1.10	1.50	0.043	0.059	
Μ	0 °	10 °	0 °	10 °	
Q1	0.70	0.90	0.028	0.035	
Ζ		0.78		0.031	

ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters which may be rokided in each customer applications by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications in the BSCILLC product cauld create a situation where personal nipury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use pays that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 61312, Phoenix, Arizona 85082–1312 USA Phone: 480–829–7710 or 800–344–3860 Toll Free USA/Canada Fax: 480–829–7709 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800–282–9855 Toll Free USA/Canada

Japan: ON Semiconductor, Japan Customer Focus Center 2–9–1 Kamimeguro, Meguro–ku, Tokyo, Japan 153–0051 Phone: 81–3–5773–3850 ON Semiconductor Website: http://onsemi.com

Order Literature: http://www.onsemi.com/litorder

For additional information, please contact your local Sales Representative.